$\begin{array}{c|c|c} A & B & Y \\ \hline 0 & 0 & 1 \\ 0 & 1 & 1 \\ 1 & 0 & 0 \\ 1 & 1 & 1 \end{array}$ To…


$\begin{array}{c|c|c}
A & B & Y \\
\hline 0 & 0 & 1 \\
0 & 1 & 1 \\
1 & 0 & 0 \\
1 & 1 & 1 \end{array}$
To obtain the given truth table, following logic gate should be placed at G:
  1. OR Gate
  2. AND Gate
  3. NOR Gate
  4. NAND Gate

Solution


For NOR gate : $\overline{\mathrm{A} \overline{\mathrm{B}}}=\overrightarrow{\mathrm{A}}+\mathrm{B}$

Asked in: JEE Main 2025 (22 Jan Shift 2)

Practice more Semiconductors questions on Aicharya