For the combination of logic gates shown in the figure, the equivalent logic gate is

For the combination of logic gates shown in the figure, the equivalent logic gate is
  1. AND
  2. NOT
  3. NAND
  4. NOR

Solution


$Y_1=A+B ; Y_2=A+B$, as gate 1 and 2 are OR gates. As gate 3 is NAND gate, its output will be $ \begin{aligned} Y & =\overline{Y_1 Y_2}=\bar{Y}_1+\bar{Y}_2=\overline{A+B \cdot A+B} \\ & =\overline{A+B}+\overline{A+B}=\overline{A+B} \end{aligned} $ Using De-Morgan's theorem and identity $ A+A=A \text {. } $ So, given output is that of NOR gate

Asked in: AP EAMCET 2018 (23 Apr Shift 1)

Practice more Semiconductors questions on Aicharya